• Master the design of memory, ALU, control unit, and design of microprogram
• Be familiar with cache architectures, branch predictions and scheduling of multiple instruction issue
• Be familiar with instruction set architecture, interrupts, and traps
• Be familiar with CISC and RISC architectures, and parallel computer configurations
• Be exposed to shared-memory and taxonomy of parallel architectures