Ch4, Section 4.4.1, Speeding Up the Microarchitecture: Using shorter path length, merging interpreter loop, 3-bus architecure and IFU to speed the microarchitecture

Download Source