



Basics of Micro Architecture

ch3: Circuits




Hierarchy of virtual machines.



ISA

Java:



chosen JVM (Integer Java Virtual Machine)

Chosen IJVM (Integer Java Virtual Machine)
integer operands.

Level-2 IJVM (class - Java bytecode)

24 opcodes
MicroArchitecture

Primitive DLL

IJVM

? What are opcodes & their semantics.


P262 20 opcodes
4 opcodes (IN, OUT, ERR, HALT) } 24 opcodes

Mic Data Path (DLL - CPU HW)

Von Neumann:

4 byte MAR } to perform data read/write (L1-Data cache)
4 byte MDR

4 byte PC } to perform instruction (ijvm) - L1-Instn cache
1 byte MBR (1 byte) fetch (1 byte)




- ① MBRU: 24 bits to zeros (unsigned)
- ② MBR: 24 bits will be set as the 7th bit of MBR (signed sign extended)

ALU operations (primitive)

Aithmetic

+
-



Logical

AND
OR
NOT

Shift

$$X - Y \Rightarrow X + (-Y)$$

$$\Rightarrow X + 2^s \text{ Compl}(Y)$$

$$\Rightarrow X + \text{Compl}(Y) + 1$$

$$B + \text{INV}(A) + 1$$

1 CPU cycle

Need for INVA control signal (Subtraction operation) in 1 CPU cycle
 6 ALU control signals: F₀, F₁, ENA, ENB, INVA, INC

Shifter

SLL8

SRA1

No shift

	SLL8	SRA1
No shift	0	0
SRA1	0	1
SLL8	1	0
Undefined	1	1

Control signals needed to drive the data path:

B bus: 4 (encoded)

C bus: 9 (separate)

ALU: 6

Shifter: 2

Memory R, W, F: 3

24 signals = 0.4 ns

2.4 GHz

Microinstruction: A Set of control signals
- that drives the data path.

Microprogram: A sequence of microinstructions.

has control flow. if condition branch $\overline{MI}X$

allows to reuse $\overline{MI}Y$ Microinstruction